A recently suggested method for evaluating computer performance is applied to real processors. The method is based on notion of Computer Capacity, which is determined only by the computer architecture and can be computed theoretically on the design stage. The computer capacity for di®erent Intel and AMD processors is calculated and the results are compared with those of widely recognized benchmarks. The obtained results show that computer capacity is a reasonable estimate of computer performance.
Introduction
Currently used methods of performance evaluation cannot be considered completely objective, since they have some important limitations. The widely used methods of evaluating computer performance are based on benchmarks. Here, a benchmark is a test set of tasks, which helps to determine the resources, such as the execution time, the amount of memory, etc, required to solve them. The comparison of computers is performed based on the analysis of these resource requirements.
A major limitation is that one cannot use benchmarks in order to evaluate a computer during the development phase, when there is no working model. Here, by the development phase we implied the process of the design of a new processor and the manufacturer needs to evaluate the performance of developed processor during this process. This imposes restrictions on the usage and increases the cost of evaluation and comparison of computers. Moreover, the objectiveness of benchmarks is reduced by the fact that they are focused on speci¯c tasks. For example, a computer can be evaluated based on the speed of°oating point operations, or based on the speed of processing multimedia information. All tests are speci¯c and cannot give an overall evaluation. Let us emphasize that the problem of the computers performance evaluation attracts the attention of many researchers. 1, 2 In the preceding work, 3 a new theoretical approach to performance estimation of computers and computing systems was proposed. This method is based on the notion of computer capacity, which relies on the concept of Shannon entropy, lossless channel capacity and some other ideas of Information Theory. The computer capacity is fully de¯ned by the processor architecture (the set of instructions, memory organization and size, CPU frequency, number of cores). 3 A working model is not needed, so that the evaluation can be performed at the design stage.
However, in the preceding 3 estimations of the computer capacity for real computers were not provided. In this paper, the computer capacity is estimated for the most common Intel processors and some AMD processors. Then, the data are compared with those obtained on some established benchmarks. The results show that the computer capacity provides reasonable estimates of the computer performance.
The outline of the paper is as follows. Section 2 describes the theoretical basis of the suggested method. In Sec. 3, we describe some of the real processors features which are important to the estimation of the computer capacity. The obtained results with explanations and some analysis are presented in Sec. 4 and,¯nally, in Sec. 5 we present the summary analysis of all the obtained results and benchmarks and make the conclusions.
Computer Capacity

Main concept and de¯nitions
Here we present only a summary of the main concept. A model of a computer 3 includes a set of processor instructions I and the available memory M. It is important to note that each instruction x 2 I contains not only the name of the instruction itself, but also the operands (memory addresses, indexes of registers, etc.). Thus, if we examine two instructions MOV, for example, that work with di®erent memory locations, I would contain both of them as independent and di®erent instructions. Processor task P is de¯ned as a sequence of instructions XðP Þ ¼ x 1 x 2 x 3 . . . x n ; x i 2 I. Accordingly, if a task contains a loop which repeats¯ve times, then the sequence X would contain the body of that loop repeated¯ve times. We must take into account that not all sequences of instructions are allowed. Generally speaking, there are some pairs of instructions which cannot be executed by the processor. In other words, it is possible that sequences of instructions that can be executed have to obey some rules. We de¯ne S c as the set of all admissible sequences, and consider any two di®erent sequences of processor instructions from set S c as two di®erent processor tasks. Consequently, any task can be represented as a sequence of instructions from S c .
Let us denote the execution time of instruction x by ðxÞ. In order to simplify, we suppose that all execution times ðxÞ; x 2 I, are integers and the greatest common divisor of ðxÞ; x 2 I, equals 1 (This assumption is valid for most of processors if the time unit equals the so-called clock rate and there are instructions whose execution time is one unit, i.e., ðxÞ ¼ 1). Then the execution time ðXÞ of a sequence of instructions X ¼ x 1 x 2 x 3 . . . x t is given by
Let us denote the number of di®erent tasks whose execution time equals T by NðT Þ. Then, the computer capacity is de¯ned as follows:
bits per time unit. Now we can try to explain the main idea of the suggested approach. Let us imagine that there is a processor which can execute N di®erent sequences of instructions in, say, one hour. Then, roughly speaking, this processor can execute N 2 sequences of instructions in two hours, because if s 1 and s 2 are any one-hour sequences, then the combined sequence s 1 s 2 is a two-hour one. Analogously, approximately N k sequences can be executed in k hours. So, the number of possible sequences (and solvable tasks) grows exponentially as a function of the time t, thus log NðtÞ=t (or the limit of this value) appears to be an adequate measure of the processor capacity. In other words, the number of possible sequences grows exponentially with the rate that is asymptotically equal to the capacity of the processor.
Methods of estimating the computer capacity
The easiest way to estimate the computer capacity is to suppose that all sequences of instructions are allowed. In other words, we consider set of instructions I as an alphabet and assume, that all sequences from that alphabet can be executed. Thus, let there be a processor with set of instructions I, whose execution time is ðxÞ; x 2 I, and all sequences of instructions are allowed. (In other words, if we assume that I is an alphabet, then all words from symbols of this alphabet can be considered as allowed sequence of processor instructions.) Our goal is to¯nd a number of sequences whose length is t, i.e., NðtÞ, t > 0. This problem is well known in combinatorial analysis (see, for example, work 4 ). In particular, it is known that NðtÞ grows exponentially if t goes to in¯nity. In other words, NðtÞ ¼ 2 Ct . We estimate the number of all sequences of instructions. Obviously, it is the upper bound of the computer capacity. On the other hand, in fact, it is the exact estimation for most of modern processors, because in modern computers any instructions can be executed after any other. The question we consider now is how one can calculate (or estimate) the capacity for this case. The method of calculation is known in combinatorial analysis 4 and was used by Shannon. 5 In the considered case the following equation
is valid and, according to a result in¯nite di®erences, the capacity CðIÞ is equal to the logarithm of the largest real solution X 0 of the following equation:
where I ¼ x 1 ; . . . ; x S is the set of processor instructions and ðx i Þ; x i 2 I, is the execution time of the instruction x i . In other words, CðIÞ ¼ log 2 X 0 , see Ref. 5 . Note that the solution can be found by the so-called bisection method, which is the simplest root-¯nding algorithm. We used such a program of calculating the computer capacity that¯nds the solution with precision equal to 10 À10 .
Application of Method on Real Processors
In this section, we describe some features that are used in the construction of the characteristic equations for real processors. We chose Intel and AMD processors because the information about them is open and freely available. We calculate computer capacity of the following processors: Intel 80486, Pentium, Pentium MMX, Pentium Pro, Pentium II, Pentium III, Pentium IV, Pentium M, Intel Core Solo/ Duo, Intel Core 2 Solo/Duo, AMD K10. In the following subsections, we describe features of equations construction for each processors from that list.
Intel 80486
The Intel 486 was introduced in 1989 and was a higher performance follow-up to the Intel 80386. That was the¯rst processor composed of a pipeline and two levels of cache memory. The¯rst-level cache is posed at processor's crystal. Its size was 8 KB in the¯rst models and 16 KB in the later models. Its frequency is equal to the processor frequency. This processor also has a second-level cache, which is larger in size than¯rst-level cache, but signi¯cantly slower. The presence of cache memory greatly accelerates the access to frequently used memory cells. A detailed description of calculating the computer capacity for processors with cache memory can be found in preceding paper. 3 By solving the resulting characteristic equation, we obtain X 0 % 1734:13, CðIÞ % log 2 1734:13 % 10:76 bit/cycle.
Intel P5 processors (Pentium, Pentium MMX)
The Intel Pentium processor was¯rst introduced on March 22, 1993. The P5 microarchitecture was Intel's¯fth generation and the¯rst superscalar IA-32 one. This processor has an additional second execution pipeline, which allows it to achieve super-scalar performance (two pipelines, known as u and v, can execute two instructions per clock together). The next processors in the Pentium family introduces Intel MMX technology (the Pentium Processor with MMX technology). Intel MMX technology uses the single-instruction multiple-data (SIMD) execution model to perform parallel computations on packed integer data contained in 64-bit registers.
This processor is super-scalar and can (in the ideal case) run two integer instructions at the same time using the additional pipeline. However, this feature has some limitations. The¯rst one is that v-pipeline can run only certain types of instructions. The second limitation is that not all instructions can be paired with one another. To be more precise, all instructions are divided into four groups:
(i) U-pairable. These instructions run only at u-pipeline, but can be paired with another instruction which runs on the v-pipeline. (ii) V-pairable. These instructions run at both pipelines, but can be paired only if run at the v-pipeline. (iii) UV-pairable. These instructions run at both pipelines and can be paired at both pipelines. (iv) NP(not pairable). These instructions run only at the u-pipeline and cannot run in pair with other instructions.
Detailed information about the method of calculating the computer capacity for these processors can be found in preceding papers. 6, 7 After constructing characteristic equation and solving it, we obtain CðIÞ % 25:56 bit/cycle. For the MMX processor the value of computer capacity is CðIÞ % 28:35 bit/cycle. More detailed information about each block is available in detailed description of microarchitectures, 8 but here we just consider the main components needed for our method. The fetch instruction unit can read 16 bytes in 1 cycle, so it generates more than 1 instruction per cycle. The decoding unit consists of three decoders, each of which converts instructions and divides them into ops (micro-operations). The¯rst decoder can process instructions which are divided into four or less ops for one cycle. The second and the third decoders can process instructions which generate one op. So, in the ideal case, we get 6 ops for one cycle. Herewith, in the worst case, it is 2 ops. Capacity of all next units is 3 ops per cycle. We calculate an upper bound of the computer capacity, so we assume that the worst case is impossible and our pipeline capacity is 3 ops per cycle.
Since each op is performed for one clock cycle, we assume that instruction execution time is the number of ops which it generates. So, if three ops can be executed concurrently, we assume that pipeline runs three independent threads. It means that we need to multiply total value of CðIÞ by 3, to calculate correct computer capacity. Detained information about ops generated by each instruction can be found in the instructions list. 9 It is important to note how the computer capacity estimates for Pentium II and Pentium III. For Pentium II we add all MMX instructions into the instruction set. For Pentium III we also add the SSE instructions. After solving the equation obtained this way, we get CðIÞ % 36:62 bit/cycle for Pentium Pro, CðIÞ % 37:69 for Pentium II and CðIÞ % 42:02 for Pentium III.
Intel NetBurst processors (Pentium IV)
The NetBurst micro-architecture was the successor to the P6 microarchitecture. Thē rst microprocessor to use this architecture was Pentium IV, released on November 2000 and all subsequent Pentium IV and Pentium D variants have also been based on this microarchitecture. The Intel Pentium IV processors are very di®erent from the design of other Intel processors. Now, it is no longer used in new designs, because of its lower e±ciency. The primary goal of the NetBurst microarchitecture is to obtain the highest possible clock frequency. This is achieved by adding to the pipeline an additional stage. In contrast to P6 microarchitecture, which has 9 stages in pipeline, NetBurst has 20 stages.
However, computing the estimation of computer capacity for this processor is not much di®erent from computing it for the P6 processors, as the capacity of NetBurst pipeline is still three micro-operations per cycle. So, solving the equation gives us CðIÞ % 39:66 bit/cycle.
Intel PM processors (Pentium M, Core Solo, Core Duo)
The PM is a family of mobile x86 processors¯rst introduced by Pentium M in March 2003 (Core Solo and Core Duo were launched in January 2006). Basically, PM has the same architecture as P6. The main stages in the pipeline are: branch prediction, instruction fetch, register renaming, etc. Several minor modi¯cations are made, but the overall functioning is almost identical to P6. However, there are some modi¯cations that a®ect the calculations using our method.
First modi¯cation is the stack engine. Stack instructions such as PUSH, POP, CALL and RET all modify the stack pointer ESP. All ops that modify only stack pointer are executed in stack engine instead of the execution unit. The second modi¯cation is the micro-operations fusion. The register renaming and retirement stages in the pipeline are bottlenecks with the maximum throughput of 3 ops per clock cycle. The fusion technique allows this processor to accelerate the throughput by joining some micro-operations together. The op fusion technique can be applied only to two types of combinations: memory write ops and read-modify ops. We can assume that fused ops are executed simultaneously so we consider it as a single op at all stages. When we construct the characteristic equation with all these features and solve it, we obtain CðIÞ % 51:198 bits/cycle.
Intel Core 2 processors (Core 2 Solo, Core 2 Duo)
The Core 2 Solo, introduced in September 2007, is the successor to the Core Solo. The microarchitecture Intel Core 2 is based on PM architecture. The pipeline is expanded to handle 4 micro-operations per clock cycle. The second important feature of these processors series is the introduction of processors with several cores. The method of calculating computer capacity for processors with several cores is described in detail in the preceding paper. 3 So, the most important di®erence for our method is the throughput in the pipeline. In PM processors this value is 3 ops per clock cycle and here it increases to 4 ops. It means that we should multiply the value of CðIÞ by 4 instead of 3 at the¯nal calculation stage. So, after¯nding the solution of the equation we get CðIÞ % 68:847 bits/cycle for Core 2 Solo and CðIÞ % 137:69 for Core 2 Duo.
AMD K10 processors (Phenom, Opteron)
The AMD K10 is a microarchitecture by AMD based on the K8 micro-architecture. The¯rst microprocessors from this family, quad-core third-generation Opterons, were introduced on 10 September 2007. AMD processors have fundamentally different architecture. Intel processors split instruction into micro-operations and their parallelism is based on the fact that di®erent types of ops are performed by di®erent execution units. In contrast, AMD processors are composed of several independent and parallel pipelines. It provides a univocal parallel instruction execution, but considerably increases the execution time of each instruction. In our case, AMD K10 processor consists of three pipelines. Actually, despite the increased instruction execution time, the architecture of this processor is very simple, which allows for a considerable increase in its clock frequency.
So after constructing the equation for this architecture, we can solve it and¯nd
The second term 67811=X 2 consists of the following instructions: CMOVcc r r (256), xlat (1), adc r r/i (272), sbb r r/i (272), rcr r (16), rcl r (16), shld r r i (256), shrd r r i (256), bsf r r (256), bsr r r (256), jmp near (65536), j e cxz short (256), lods (1), bswap r (16), sfence (1) and pextrw r mm i (128).
The rest of the terms are computed similarly.
Analysis of the Results
A direct comparison of all the processors described presents several problems. Thē rst examined processor Intel 80486 was constructed in 1989 and the last processor AMD Phenom X4 in 2008. It is a long time period, so we do not have a common benchmark to compare all of them. We need to divide all processors into three overlapping groups. All the characteristic equations of these processors and programs which are used for building and calculating the computer capacity can be found at Ref. 10 . First group contains I80486, Pentium and Pentium MMX processors are compared against the ICOMP benchmark. ICOMP index is the benchmark that was used by Intel to estimate the performance of its processors and it combines the values of several benchmarks. 11 As the measurement units for benchmarks and the computer capacity di®er, we divide the values corresponding to examined processor by the values of previous one. In this way we get the relative value without the measurement units at y-axis. As we can see in Fig. 1 , both characteristics have similarities, although there are some deviations. This is because the benchmark is composed of a¯nite set of speci¯c tasks that developers have considered as most important. In contrast, the computer capacity evaluates the ability of the considered computers to solve all possible tasks. 
Computation Capacity of Computing Devices
The next group contains processors from Intel Pentium to Intel Pentium III (P5 and P6 microarchitectures). In the second group we examine processors with P5 and P6 microarchitectures. It is especially interesting because these microarchitectures are fundamentally di®erent. Here we use three benchmarks: ICOMP, SPECint95 and SPECfp95. The ICOMP benchmark was described above, so it is necessary to explain what is SPEC. The Standard Performance Evaluation Corporation (SPEC) is a nonpro¯t organization whose main task was to create a standardized set of benchmarks that can be applied to the newest generation of computers. 12 This benchmarks are widely used for the performance evaluation even today. 13 More detailed descriptions of these benchmarks can be found in their speci¯cations. 14, 15 Here, in Table 1 the values of all described benchmarks and the computer capacity are presented. As the measurement units for these values are di®erent we build the graph at Fig. 2 in the following way. Let us take the values of the¯rst processor (Pentium 150) in Table 1 as measurement unit, so we just divided Table 2 . In the third group we are using PassMark benchmark 16 for comparison because the processors were produced over a long time interval and there are few suitable benchmarks for comparing all the processors presented. The plot in Fig. 3 is built relative to the Pentium 3 values that we take as 1 (the same way as for the graph at Fig. 2) . In Fig. 3 we can see that the computer capacity characteristic has some deviations from the benchmark, but they are insigni¯cant and can be explained by the subjectiveness of the benchmark.
Conclusion
To con¯rm the e®ectiveness of the suggested method we have analyzed the published data which are actually based on the values of benchmarks. Such a comparison is more objective than if we carried out the experiments by ourself. In order to improve the objectiveness we considered the most popular benchmarks developed by di®erent authors and compared the suggested estimation method to each of them. The results which were presented in Fig. 2 and Fig. 3 show that the computer capacity is a reasonable characteristic and is consistent with the existing data.
In our paper, we used the published data of the ICOMP, 11 SPEC 14, 15 and PassMark 16 benchmarks. All considered benchmarks use some sets of programs (each benchmark uses its own set) and form the results on the basis of the execution of its set of programs on the investigated processor. 1, 2, 17 In contrast to benchmarks, the suggested method does not require a working model (physically constructed processor or its simulation) of the investigated processor and the computer capacity can be estimated without any experiments over such working models.
All the presented results show us that the computer capacity is an accurate characteristic and could be used for comparison of the performance of processors. Also we need to emphasize that our characteristic can be used by the developers of a new processors at the design stage to estimate the performance of a developed processor without the construction of its working model.
